**Things to figure out:**

* High level overview
* Avalon bus/stalls/timing logic
* How to execute each instruction, components needed for each
* Decide Verilog modules and assign them to people to implement and test